

Exhibit 2

Charted Claim:

Method Claim: 1

US70579 60	eIVP-WHU-AI-D0000 ("Accused Product")
1. A method for reducing power consumption during background operations in a memory array with a plurality of sections comprising the steps of: controlling said background operations (e.g., self-refresh operation) in each of said plurality of sections (e.g., memory banks) of said memory array in response to one or more control signals, wherein said one or more control signals are generated in response to a programmable address signal (e.g., address bits) and said background operations (e.g., self-refresh operation) can be enabled simultaneously in two or more of said plurality of sections independently of any other section.	<p>The accused product uses a Mode Register 2 (MR2) which is loaded with address bits to decide the section(s) of the memory array on which the Self Refresh operation is enabled. Only after the address bits are coded in the MR2, the Self-Refresh operation is executed on the sections of the memory array.</p> <p>For example, the MR2 includes Low-Power Auto Self Refresh (LPASR) bits, which enable the device to perform the refresh operation in Auto Self Refresh Mode across the different sections of the memory array simultaneously. The LP ASR bits (A7, A6) are set to "1" by using the MODE REGISTER SET (MRS) command such that the device manages Self Refresh entry over the supported temperature range of the DRAM.</p> <p>Further, the SELF REFRESH command initiates Self Refresh mode to refresh the memory array as defined in MR2. According to the initialized LP ASR bits, the refresh operation is controlled at different temperature settings in the memory banks of SDRAM (DDR4) memory chip.</p> <p>As shown below, the accused product adjusts its refresh rate to save power during operations such as Self Refresh operation, etc.</p>

s in each of said plurality of sections of said memory array in response to one or more control signals, wherein said one or more control signals are generated in response to a programmable address signal and said background operations can be

Contact us on [+1 \(626\) 844-8888](tel:+16268448888) or sales@everfocus.com

Search...

EverFocus® Products Technology Solutions PayOnline Support News Contact About

Home / Products / Industrial Computers / Edge Computer / eIVP Series (Intel® Movidius™) / eIVP-WHU-AI-D0000 (Prel.)

Industrial Computers

Edge Computer

- eIVP Series (Intel® Movidius™)
- eNVP Series (NVIDIA® Jetson Xavier™ NX / Jetson Nano™)

Camera

Software

Accessories

eIVP-WHU-AI-D0000 (Prel.)

8th Generation Intel® Core™ i3 AI Box

The eIVP-WHU-AI-D0000 is EverFocus' most compact AI Box featuring a modern design with any space-oriented environment. Just like a mini superhero, the eIVP-WHU-AI-D0000 combines all the necessary hardware units that an AI Box should have. Except for the high performance Intel® Core™ i3 processor and Movidius™ Myriad™ X VPU that deliver high performance of computing performance on deep neural networks inferences, the AI Box also features rich I/O interfaces, including 2 HDMI display outputs, 2 GbE LAN ports, 2 COM ports, and a total of 4 USB ports, all together within a palm-size housing.

- Built-in 8th generation Intel® Core™ i3-8145UE processor
- Built-in Intel® Movidius™ Myriad™ X VPU
- DDR4 2400MHz SO-DIMM x 1 (up to 32GB)
- Industrial-grade Realtek® GbE LAN x 2
- RS-232/422/485 x 2 (Optional)

https://web.archive.org/web/20200923042101/https://www.everfocus.com/product/ins.php?index_m1_id=2&index_m2_id=17&index_m3_id=29&index_id=726

enabled simultaneously in two or more of said plurality of sections independently of any other section; and

EverFocus

Products ▾ PayOnline Support


Edge Computer

- Intel
- NVIDIA Jetson™
- AI Starter Kit

Capture Card

IoT Software

Intelligent Connectivity



eIVP-WHU-AI-D0000

8th Generation Intel® Core™ i3 AI Box

- Built-in 8th generation Intel® Core™ i3-8145UE
- Built-in Intel® Movidius™ Myriad™ X VPU
- 1 x DDR4 2400MHz SO-DIMM (up to 32GB)
- 2 x Industrial-grade Realtek® GbE LAN
- 2 x RS-232/422/485 (Optional)
- 2 x HDMI 1.4b display output
- 2 x USB 3.2 Gen 2, 2 x USB 2.0
- 1 x SATA 6.0 Gb/s
- 1 x Full-size mSATA/mPCIe (Select by BIOS), 1 x
- CE, FCC Class A

https://us.everfocus.com/product/ins.php?index_m1_id=2&index_m2_id=17&index_m3_id=29&index_id=726

INQUIRY NOW ➤

EverFocus Taiwan

TEL: +886 2 2698 2238

FAX: +886 2 2698 3632

www.everfocus.com.tw

marketing@everfocus.com.tw

EverFocus USA - California

TEL: +1 626 844 8888

FAX: +1 626 844 8838

www.everfocus.com

sales@everfocus.com

EverFocus China - Shenzhen

TEL: +86 755 2765 1313

FAX: +86 755 2765 0337

www.everfocus.com.cn

marketing@everfocus.com.cn

EverFocus Japan

TEL: +81 3 5625 8188

FAX: +81 3 5625 8189

www.everfocus.co.jp

info@everfocus.co.jp

https://us.everfocus.com/news/ins.php?index_id=162

3.2 Basic Functionality

The DDR4 SDRAM is a high-speed dynamic random-access memory internally configured as sixteen-banks, 4 bank group with 4 banks for each bank group for x4/x8 and eight-banks, 2 bank group with 4 banks for each bankgroup for x16 DRAM.

The DDR4 SDRAM uses a 8n prefetch architecture to achieve high-speed operation. The 8n prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR4 SDRAM consists of a single 8n-bit wide, four clock data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write operation to the DDR4 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an ACTIVATE Command, which is then followed by a Read or Write command. The address bits registered coincident with the ACTIVATE Command are used to select the bank and row to be activated (BG0-BG1 in x4/8 and BG0 in x16 select the bankgroup; BA0-BA1 select the bank; A0-A17 select the row; refer to "DDR4 SDRAM Addressing" on Section 2.7 for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

Source: DDR4 Standard

4.27.1 Low Power Auto Self Refresh

DDR4 devices support Low Power Auto Self-Refresh (LP ASR) operation at multiple temperatures ranges (See temperature table below). Mode Register MR2 – descriptions

Table 47 — MR2 definitions for Low Power Auto Self-Refresh mode

A6	A7	Self-Refresh Operation Mode
0	0	Manual Mode – Normal operating temperature range
0	1	Manual Mode – Extended operating temperature range
1	0	Manual Mode – Lower power mode at a reduced operating temperature range
1	1	ASR Mode – automatically switching between all modes to optimize power for any of the temperature ranges listed above

Auto Self Refresh (ASR)

DDR4 DRAM provides an Auto Self-Refresh mode (ASR) for application ease. ASR mode is enabled by setting the above MR2 bits A6=1 and A7=1. The DRAM will manage Self Refresh entry through the supported temperature range of the DRAM. In this mode, the DRAM will change self-refresh rate as the DRAM operating temperature changes, lower at low temperatures and higher at high temperatures.

Source: DDR4 Standard

4.27 Self refresh Operation

The Self-Refresh command can be used to retain data in the DDR4 SDRAM, even if the rest of the system is powered down. When in the Self-Refresh mode, the DDR4 SDRAM retains data without external clocking. The DDR4 SDRAM device has a built-in timer to accommodate Self-Refresh operation. The Self-Refresh-Entry (SRE) Command is defined by having CS_n, RAS_n/A16, CAS_n/A15, and CKE held low with WE_n/A14 and ACT_n high at the rising edge of the clock.

Before issuing the Self-Refresh-Entry command, the DDR4 SDRAM must be idle with all bank precharge state with tRP satisfied. 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.). Deselect command must be registered on last positive clock edge before issuing Self Refresh Entry command. Once the Self Refresh Entry command is registered, Deselect command must also be registered at the next positive clock edge. Once the Self-Refresh Entry command is registered, CKE must be held low to keep the device in Self-Refresh mode. DRAM automatically disables ODT termination and set Hi-Z as termination state regardless of ODT pin and RTT_PARK set when it enters in Self-Refresh mode. Upon exiting Self-Refresh, DRAM automatically enables ODT termination and set RTT_PARK asynchronously during tXSDLL when RTT_PARK is enabled. During normal operation (DLL on) the DLL is automatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-Reset) upon exiting Self-Refresh.

When the DDR4 SDRAM has entered Self-Refresh mode, all of the external control signals, except CKE and RESET_n, are "don't care." For proper Self-Refresh operation, all power supply and reference pins (VDD, VDDQ, VSS, VSSQ, VPP, and VRefCA) must be at valid levels. DRAM internal VrefDQ generator circuitry may remain ON or turned OFF depending on DRAM design. If DRAM internal VrefDQ circuitry is turned OFF in self refresh, when DRAM exits from self refresh state, it ensures that VrefDQ generator circuitry is powered up and stable within tXS period. First Write operation or first Write Leveling Activity may not occur earlier than tXS after exit from Self Refresh. The DRAM initiates a minimum of one Refresh command internally within tCKE period once it enters Self-Refresh mode.

Source: DDR4 Standard


The clock is internally disabled during Self-Refresh Operation to save power. The minimum time that the DDR4 SDRAM must remain in Self-Refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock tCKSRE after Self-Refresh entry is registered, however, the clock must be restarted and stable tCKSRX before the device can exit Self-Refresh operation.

Source: DDR4 Standard

4.26 Refresh Command

The Refresh command (REF) is used during normal operation of the DDR4 SDRAMs. This command is non persistent, so it must be issued each time a refresh is required. The DDR4 SDRAM requires Refresh cycles at an average periodic interval of t_{REFI} . When CS_n , $RAS_n/A16$ and $CAS_n/A15$ are held Low and $WE_n/A14$ and ACT_n are held High at the rising edge of the clock, the chip enters a Refresh cycle. All banks of the SDRAM must be precharged and idle for a minimum of the precharge time $t_{RP}(\min)$ before the Refresh Command can be applied. The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during a Refresh command. An internal address counter supplies the addresses during the refresh cycle. No control of the external address bus is required once this cycle has started. When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the Refresh Command and the next valid command, except DES, must be greater than or equal to the minimum Refresh cycle time $t_{RFC}(\min)$ as shown in Figure X. Note that the t_{RFC} timing parameter depends on memory density.

Source: DDR4 Standard



NOTE :

1. Only MRS (limited to those described in the Self-Refresh Operation section). ZQCS or ZQCL command allowed.
2. Valid commands not requiring a locked DLL
3. Valid commands requiring a locked DLL
4. Only DES is allowed during t_{XS_ABORT}

Figure 137 — Self-Refresh Entry/Exit Timing

Source: DDR4 Standard

presentin
g said

The accused product practices presenting said one or more control signals and one or more decoded address signals (e.g., address signals) to one or more periphery array circuits of said plurality of

<p>one or more control signals and one or more decoded address signals to one or more peripheral array circuits of said plurality of sections.</p>	<p>sections.</p> <p>The accused product has periphery array circuits such as registers, internal refresh counters, row address MUX etc. These periphery circuits are used to input the control (“control signals”) and address signals to the memory array cells.</p> <p>3.2 Basic Functionality</p> <p><u>The DDR4 SDRAM is a high-speed dynamic random-access memory internally configured as sixteen-banks, 4 bank group with 4 banks for each bank group for x4/x8 and eight-banks, 2 bank group with 4 banks for each bankgroup for x16 DRAM.</u></p> <p><u>The DDR4 SDRAM uses a 8n prefetch architecture to achieve high-speed operation. The 8n prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR4 SDRAM consists of a single 8n-bit wide, four clock data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.</u></p> <p>Read and write operation to the DDR4 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a ‘chopped’ burst of four in a programmed sequence. Operation begins with the registration of an ACTIVATE Command, which is then followed by a Read or Write command. The address bits registered coincident with the ACTIVATE Command are used to select the bank and row to be activated (BG0-BG1 in x4/8 and BG0 in x16 select the bankgroup; BA0-BA1 select the bank; A0-A17 select the row; refer to “DDR4 SDRAM Addressing” on Section 2.7 for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode ‘on the fly’ (via A12) if enabled in the mode register.</p> <p>Source: DDR4 Standard</p> <p>4.26 Refresh Command</p> <p>The Refresh command (REF) is used during normal operation of the DDR4 SDRAMs. This command is non persistent, so it must be issued each time a refresh is required. The DDR4 SDRAM requires Refresh cycles at an average periodic interval of tREFI. When CS_n, RAS_n/A16 and CAS_n/A15 are held Low and WE_n/A14 and ACT_n are held High at the rising edge of the clock, the chip enters a Refresh cycle. <u>All banks of the SDRAM must be precharged and idle for a minimum of the precharge time tRP(min) before the Refresh Command can be applied. The refresh addressing is generated by the internal refresh controller. This makes the address bits “Don’t Care” during a Refresh command. An internal address counter supplies the addresses during the refresh cycle. No control of the external address bus is required once this cycle has started. When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the Refresh Command and the next valid command, except DES, must be greater than or equal to the minimum Refresh cycle time tRFC(min) as shown in Figure X. Note that the tRFC timing parameter depends on memory density.</u></p> <p>Source: DDR4 Standard</p>
--	---

4.27.1 Low Power Auto Self Refresh

DDR4 devices support Low Power Auto Self-Refresh (LP ASR) operation at multiple temperatures ranges (See temperature table below). Mode Register MR2 – descriptions

Table 47 — MR2 definitions for Low Power Auto Self-Refresh mode

A6	A7	Self-Refresh Operation Mode
0	0	Manual Mode – Normal operating temperature range
0	1	Manual Mode – Extended operating temperature range
1	0	Manual Mode – Lower power mode at a reduced operating temperature range
1	1	ASR Mode – automatically switching between all modes to optimize power for any of the temperature ranges listed above

Auto Self Refresh (ASR)

DDR4 DRAM provides an Auto Self-Refresh mode (ASR) for application ease. ASR mode is enabled by setting the above MR2 bits A6=1 and A7=1. The DRAM will manage Self Refresh entry through the supported temperature range of the DRAM. In this mode, the DRAM will change self-refresh rate as the DRAM operating temperature changes, lower at low temperatures and higher at high temperatures.

Source: DDR4 Standard

4.27 Self refresh Operation

The Self-Refresh command can be used to retain data in the DDR4 SDRAM, even if the rest of the system is powered down. When in the Self-Refresh mode, the DDR4 SDRAM retains data without external clocking. The DDR4 SDRAM device has a built-in timer to accommodate Self-Refresh operation. The Self-Refresh-Entry (SRE) Command is defined by having CS_n, RAS_n/A16, CAS_n/A15, and CKE held low with WE_n/A14 and ACT_n high at the rising edge of the clock.

Before issuing the Self-Refresh-Entry command, the DDR4 SDRAM must be idle with all bank precharge state with tRP satisfied. 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.). Deselect command must be registered on last positive clock edge before issuing Self Refresh Entry command. Once the Self Refresh Entry command is registered, Deselect command must also be registered at the next positive clock edge. Once the Self-Refresh Entry command is registered, CKE must be held low to keep the device in Self-Refresh mode. DRAM automatically disables ODT termination and set Hi-Z as termination state regardless of ODT pin and RTT_PARK set when it enters in Self-Refresh mode. Upon exiting Self-Refresh, DRAM automatically enables ODT termination and set RTT_PARK asynchronously during tXSDLL when RTT_PARK is enabled. During normal operation (DLL on) the DLL is automatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-Reset) upon exiting Self-Refresh.

When the DDR4 SDRAM has entered Self-Refresh mode, all of the external control signals, except CKE and RESET_n, are "don't care." For proper Self-Refresh operation, all power supply and reference pins (VDD, VDDQ, VSS, VSSQ, VPP, and VRefCA) must be at valid levels. DRAM internal VrefDQ generator circuitry may remain ON or turned OFF depending on DRAM design. If DRAM internal VrefDQ circuitry is turned OFF in self refresh, when DRAM exits from self refresh state, it ensures that VrefDQ generator circuitry is powered up and stable within tXS period. First Write operation or first Write Leveling Activity may not occur earlier than tXS after exit from Self Refresh. The DRAM initiates a minimum of one Refresh command internally within tCKE period once it enters Self-Refresh mode.

Source: DDR4 Standard

The clock is internally disabled during Self-Refresh Operation to save power. The minimum time that the DDR4 SDRAM must remain in Self-Refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock tCKSRE after Self-Refresh entry is registered, however, the clock must be restarted and stable tCKSRX before the device can exit Self-Refresh operation.

Source: DDR4 Standard